Abstract-The dc-dc modular multilevel converter (MMC), which originated from the ac-dc MMC, is an attractive converter topology for the interconnection of medium-/high-voltage dc grids. This paper presents design considerations for the dc-dc MMC to achieve high efficiency with reduced component sizes. A steady-state mathematical model of the dc-dc MMC in the phasor domain is developed. Based on the developed model, a design approach is proposed to size the components and to select the operating frequency of the converter to satisfy a set of design constraints while achieving high efficiency. The design approach includes sizing the arm inductor, submodule capacitor, and phase filtering inductor along with selection of the ac operating frequency of the converter. The accuracy of the developed model and the effectiveness of the design approach are validated based on the simulation studies in the PSCAD/EMTDC software environment. The analysis and developments of this paper can be used as a guideline for designing the dc-dc MMC.
The salient features of the dc-ac MMC have enabled the emergence of the single-stage dc-dc MMC, which can potentially replace the conventional front-to-front dc-ac-dc converter configurations [12] , [13] for medium/high power dc-dc conversion systems, e.g., interconnection of medium-/high-voltage dc grids [14] [15] [16] [17] . Similar to the dc-ac MMC, the circuit topology of the dc-dc MMC, which hereafter is referred to as the dc MMC, is derived based upon stacking up a number of identical Sub-Modules (SMs). However, operation and control of the dc MMC are significantly different from the dc-ac MMC [18] . In the dc MMC, the dc power flow is determined by external parameters, i.e., the dc-link voltages and output power. To keep the energy balanced among all SM capacitors, the amount and direction of the ac active power flow is controlled by injecting an ac circulating current component within each phase-leg of the converter. Thus, the ac circulating current is a necessity to guarantee proper operation of the dc MMC. However, from the efficiency and device current rating perspectives, circulating current must be minimized. Since both frequency and amplitude of the circulating current in the dc MMC can be chosen arbitrarily, their values affect the converter efficiency and the size of passive components. Although a higher ac circulating current frequency, which is referred as the operating frequency, reduces the size of passive components, it increases the power losses of the converter. Furthermore, the dc MMC topology inherently requires a large phase filtering inductor to remove the ac component presented in the phase current [19] . However, an over-sized inductor will add to the system cost and size/volume. Although the basics of operation and control of the dc MMC have been investigated in [19] [20] [21] [22] , its optimal design has not been explored. Since the basics of operation of the dc MMC are significantly different from the dc-ac MMC, the developed passive component sizing methods for the dc-ac MMC in [23] [24] [25] are not applicable to the dc MMC.
This paper presents the design considerations for the dc MMC to achieve high efficiency while satisfying the design constraints. A phasor-domain steady-state model of the dc MMC is developed and used to determine the ac and dc components of the arm and phase current as well as the magnitude of the SM capacitor voltage ripple. Subsequently, a systematic approach is developed such that based on certain given design constraints, the size of passive components as well as the operating frequency of the converter can be determined. Accuracy of the developed model and the design approach is validated based on simulation studies in the PSCAD/EMTDC software environment. 
II. THE DC MMC
The circuit diagram of an M-phase-leg dc MMC is shown in Fig. 1 in which the dc-link 2 voltage is greater than the dc-link 1 voltage . The dc MMC consists of M nominally identical phase-legs and two arms per phase-leg, i.e., an upper arm (represented by superscript " ") and a lower arm (represented by superscript " "). Each arm consists of series connection of nominally identical half-bridge SMs and an arm inductor . The output terminal/mid-point of each phase-leg is connected to the converter dc-link 1 terminal via the phase filtering inductor . By symmetrical connection of two unipolar dc MMCs, the unipolar configuration of Fig. 1 can be expanded to a bipolar one [19] . The analysis and developments in this paper are based upon the unipolar configuration and are equally valid for the bipolar case as well.
For high-power applications, multiple phase-legs are required to increase the power rating of the converter. For the case of , a series LC filter is connected in parallel with the phase-leg to establish a path for the ac circulating current [20] . For the case of , the phase-legs operate in an interleaved manner, i.e., the gating signals among phase-legs are identical with a phase shift of . Each SM of the dc MMC of Fig. 1 To guarantee the power balance between the upper and lower arms of each phase-leg such that the divergence of the SM capacitor voltages between upper and lower arms are minimized, an ac active power must be exchanged between the upper and lower arms of each phase-leg.
A. Steady-State Model
To develop a mathematical model of the dc MMC, the following assumptions are made:
1) The number of SMs per arm is assumed to be considerably large. Based on this assumption, the arm voltages can be represented by ideal voltages sources; 2) The converter components are ideal and lossless, i.e., input power equals the output power; 3) A proper capacitor voltage balancing strategy based on the sorting algorithm is adopted to maintain the SM capacitor voltages balanced within each arm. In deriving the steady-state model of the converter, for the sake of simplicity, only one phase-leg is considered. Nevertheless, the mathematical model of one phase-leg can be extended to the case of an -phase-leg dc MMC. Fig. 2 shows the corresponding equivalent circuit of a single phase-leg of the dc MMC, where and represent the dc and ac components of the arm voltage, respectively, and represent the dc and ac components of the arm current, respectively, represents the dc component of the phase current, and represents the ac component of the phase current, which should be ideally equal to zero. The cascaded SMs within each arm are represented by ideal controllable voltage sources. Since the converter consists of identical phase-legs, the rated dc power is equally shared among the phase-legs.
Based on the superposition principle, the converter phase-leg equivalent circuit can be decomposed into dc and ac sub-circuits. To derive the dc equations, a dc equivalent circuit of a single phase-leg is obtained and shown in Fig. 3 . The dc equivalent circuit is obtained by disabling the ac voltage sources shown in Fig. 2 such that the inductors are represented as short circuit. Based on the assumption of a lossless conversion, the upper and lower arm voltage and current dc components can be represented by: The upper and lower arm dc power can be represented by: (5) (6) where is the converter output power and is considered positive when power flows from the dc-link 1 to dc-link 2.
Based on the superposition principle, two ac equivalent circuits are derived by disabling the dc voltage sources in Fig. 2 . Since neither the dc-link 1 nor the dc-link 2 terminal of the converter carries any ac component under normal operation, for the ac analysis, they can be represented as short circuits. The ac equivalent circuit of the upper arm, shown in Fig. 4(a) , is obtained by enabling only the upper arm ac voltage source and the ac equivalent circuit of the lower arm, shown in Fig. 4(b) , is obtained by enabling only the lower arm ac voltage source. In this way, the ac component of the arm currents and the phase current produced by the ac voltages of the upper and lower arms are analyzed separately. In Fig. 4 , and represent the ac component of the upper arm current produced by the ac voltages of the upper and lower arms, respectively, and represent the ac component of the lower arm current produced by the ac voltages of the upper and lower arms, respectively, and and represent the ac component of the phase current produced by the ac voltages of the upper and lower arms, respectively. Based on the equivalent circuits of Figs. 4(a) and (b), the following equations are derived for the ac components of the arms and phase current:
where is the arm inductive reactance and is the phase inductive reactance.
The arm ac active power can be calculated by: (10) where represents the complex conjugate of the upper and lower arm current ac components. By substituting from (7) and from (8) into (10), the arm ac active power are represented by the following equations: (11) (12) where represents the phase angle of the upper arm voltage ac component with respect to lower arm voltage ac component. In the ac analysis presented in this paper, the phase angles of voltages/currents are represented with respect to the ac component of the lower arm voltage.
The ac component of the arm current in the dc MMC serves as a mean for exchanging power between the upper and lower arm of each phase-leg. To maintain steady-state power balance of each SM capacitor, summation of the active ac power and dc power flowing through each arm must be equal to zero. By equating ac and dc powers for each arm, the power balance constraint for each phase-leg is represented by the following equation:
(13) Fig. 5 presents the effects of the conversion ratio on the arm power for various number of phase-legs to transfer one per unit power. As the conversion ratio increases, the dc power transferred by each arm decreases. As a result, the ac power required to maintain the power balance of each SM capacitor voltage reduces.
III. CONVERTER DESIGN AND COMPONENT SIZING
As shown in (13) , there is an infinite number of possible combinations of circuit parameters and control variables that satisfy the power balance equation. Since all parameters in (13) are correlated, changing one parameter will affect the other parameters and the converter performance.
The objective of the component sizing is to minimize the total power losses while satisfying a set of given design constraints. The design constraints include the magnitude of the SM capacitor voltages ripple, total semiconductor power losses, and the amplitude of the ac component of the phase current. The semiconductor power losses, i.e., conduction and switching, mainly depend on the magnitude of the arm current [23] . Since the dc component of the arm current is determined by the operating conditions, the main design goal is to minimize the magnitude of the ac component of the arm current. For this purpose, sizing of the arm and phase filtering inductors as well as the SM capacitor are discussed in this section. In addition to the component sizing, selection of the operating frequency of the converter is also explained. The design approach proposed in this paper is equally applicable to the dc MMC with half-bridge SMs as well as the fault blocking dc MMC in which full-bridge SMs are employed in the upper arm [19] .
A. Arm Inductive Reactance
In this subsection, a simplified model of the dc MMC is employed to size . The simplified model is derived by assuming that . Consequently, (7), (8) , and (13) are simplified to: (14) (15)
In the dc-ac MMC used in HVDC applications, the arm reactance serves two main functions: (i) attenuating the high-frequency components of the circulating current and (ii) limiting the dc-side short-circuit fault current. In contrast, in the dc MMC, the ac circulating current is required to exchange active power between the upper and lower arm of each phase-leg, whereby power balance can be maintained within each phase-leg. As a result, the magnitude of the circulating current is controlled to maintain the SM capacitor power balance and it does not need to be suppressed by passive components. In the dc MMC, the arm inductor acts as a line impedance such that the voltage across the inductor generates an ac component for the arm current. Since the ac active power needed to be exchanged between each upper and lower arm pair is a fixed value determined by (5) and (6), to minimize the arm current, the amplitude of the ac component of the arm voltage should be maximized. This leads to minimized device current rating and power losses.
For proper operation of the converter, the following constraints must be satisfied for the half-bridge SMs: (i) the instantaneous arm voltage must be greater than zero, and (ii) the maximum instantaneous arm voltage must be smaller than the dc-link 2 voltage. To satisfy the constraint (i), the amplitude of the ac component of each arm should be smaller than the dc component. To satisfy the constraint (ii), the amplitude of the ac component of each arm should be smaller than the difference between the dc-link 2 voltage and the dc component of each arm. In the fault blocking dc MMC, the full-bridge SMs function as the half-bridge SMs during normal operation when [19] . Therefore, the aforementioned constraints are equally valid for the fault blocking dc MMC. The constraints on the amplitude of the ac component of the upper and lower arms are expressed by:
Once the dc-link 1 and 2 voltages along with the rated power are given, the amplitude of the arm current ac component, , can be solved for various by (14) and (15) . versus for different is plotted in Fig. 6 in which is assumed. For a constant , as increases, moves along a distinct curve (Fig. 6) . As approaches reaches a minimum. To minimize the converter losses, should be minimized by controlling and the corresponding amplitude of the arm ac voltage. As shown in Fig. 6 , size of does not affect the minimum achievable . Nevertheless, based on Fig. 6, as decreases, the rate of change of with respect to increases at the vicinity of the achievable minimum . As a result, a sufficiently large should be selected to ensure that the controller is able to converge to the minimum attainable . Sizing is mutually coupled with the control strategy adopted to control the converter. For a well-designed controller, a relatively small may be used as presented in [22] . The size of affects the maximum attainable converter output power . To determined for a given conversion ratio, and the maximum attainable amplitude of arm ac voltages from (16) and (17) are substituted into (15) . Fig. 7 presents the impact of on for various conversion ratios. In Figs. 7 and 8 , represents the conversion ratio, which is defined as . As shown in Fig. 7 , reduces as increases. In addition, as the conversion ratio deviates from deceases at fixed . Consequently, the maximum can be determined to ensure at the rated conversion ratio.
B. Phase Filtering Inductive Reactance
For proper operation and minimized power losses of the dc MMC, the amplitude of the ac component of the output phase current, , should be negligible. This necessitates a large , which for high power/voltage applications, adds to the system cost and complexity. Therefore, it is of interest to determine the minimum that satisfies the constraint on .
can be determined by solving (9) for various . Fig. 8 , it is assumed that the maximum attainable amplitude of the arm ac voltage and its corresponding angle are applied such that the amplitude of the arm ac current is minimized and the power balance is maintained for each arm. As shown in Fig. 8, as increases, decreases. However, the rate of change of is reduced as increases, which implies the marginal cost of reducing is increased. In addition, as the conversion ratio deviates from decreases for the same . The minimum that ensures the meets the design constraint is selected as the best value for .
C. SM Capacitive Reactance
The dynamics of the sum of the SM capacitor voltages in the upper or lower arm, derived in [3] , are: (18) where is the SM capacitance, is the sum of SM capacitor voltages of the upper or lower arm, and represents the insertion index of the upper or lower arm.
The sum of the SM capacitor voltages is given by: the ac component of the upper arm voltage, and represents the converter operating frequency. The arm currents can be expressed by:
where and represent the phase angles of the ac component of the upper and lower arm currents, respectively, and and represent the amplitudes of the upper and lower arm current ac components, respectively.
Substituting for from (20) - (21) and from (22)- (23) into (18) and integrating both sides of the results, the SM capacitor voltage ripple component can be expressed by: (24) (25) where represents the SM capacitive reactance. As shown in (24) and (25), the ripple component of the SM capacitor voltages of the upper and lower arms include one fundamental component term as well as a second-order harmonic term. The amplitude of the fundamental term depends upon the ratio of the input and output dc-link voltages. The magnitude of the SM capacitor voltage ripple in the upper and lower arms is a function of the conversion ratio. As the conversion ratio deviates from 0.5, the magnitudes of the SM capacitor voltage ripple of the upper and lower arms become different. Therefore, it is important to size to ensure the magnitudes of the SM capacitor voltage ripple in both arms stay below the design constraint.
Solving (24) and (25), the normalized magnitude of the SM capacitor voltage ripple versus the SM capacitive reactance is shown in Fig. 9 , when . As shown in Fig. 9 , the normalized magnitude of the voltage ripple of the SMs in the lower arm is greater than the upper arm. As decreases, the normalized magnitude of the voltage ripple of the SMs in both arms decrease. Based on Fig. 9 , the best value of is selected as its maximum value so that the magnitudes of SM capacitor voltage ripple in both arms satisfy the given design constraint.
D. Operating Frequency
Unlike the dc-ac MMC used in the HVDC applications in which the operating frequency is imposed by the converter ac-side frequency, the operating frequency of the dc MMC is a free design parameter. The operating frequency can be chosen based on a trade-off between the component size/cost and the converter efficiency. To choose a proper ac operating frequency, the power losses of the converter are evaluated at various operating frequencies. Since a higher operating frequency leads to smaller passive component size/cost, the maximum ac operating frequency that satisfies the power loss constraint is identified as the best operating frequency. Since the semiconductor devices are the major contributors to the converter total power losses [26] , the power loss constraint is set for semiconductor devices losses. To calculate the power losses, a power loss estimation method based on semiconductor behavior model is adopted from [27] , [28] . By applying this method, the total conduction and switching losses of the dc MMC at the given operating conditions are evaluated for various operating frequencies. The converter semiconductor power losses versus the converter operating frequency are shown in Fig. 10 . As shown, as the operating frequency increases, the switching losses increase whereas the conduction losses are independent of the operating frequency. Once the operating frequency is chosen, the arm and phase filtering inductances as well as the SM capacitance can be determined based on the operating frequency and their corresponding reactances that are determined in the previous steps.
The overall procedure to size the components of the dc MMC is illustrated in the flowchart of Fig. 11 . Given the nominal operating conditions and the design constraints, first, is selected based on the converter nominal power and the controller convergence test.
should be sized to guarantee that the controller converges to the achievable minimum arm ac current. As shown in Fig. 11 , several iterations might be required to find the best set of components, which satisfy the design constraints. Once is selected, the amplitude of the ac component of the phase current is calculated for various . A minimum that satisfies the phase current ac component amplitude constraint can be identified as the best value of in this step. The magnitude of the SM capacitor voltage ripple will then be calculated for different . The maximum that satisfies the constraint on the SM voltage ripple magnitude is identified as the best value of . In the next step, semiconductor power losses are estimated at various operating frequencies and the maximum frequency that satisfies the power loss constraint can be identified as the best value. After this step, the controller performance will be evaluated by simulation studies. If the controller fails to converge to the minimum achievable amplitude of ac circulating current, will be resized. Finally, the arm and output inductors as well as the SM capacitor can be sized. 
IV. SIMULATION RESULTS
Two case studies are reported in this section on a 3 phase-leg dc MMC of Fig. 1 , using parameters and corresponding constraints listed in Tables I and II . The studies are conducted to validate the developed stady-state model and demonstrate the accuracy of the converter design process. The sizes of the passive components are determined based on the design procedure in Fig. 11 . Two modes of operations are simulated to mimic the bidirectional power flow: the buck mode of operation which is defined as dc power flowing from dc-link 2 to dc-link 1 and the boost mode of operation which is defined as dc power flowing from dc-link 1 to dc-link 2. The designed converters are simulated in the PSCAD/EMTDC software environment. The control strategy proposed in [19] is used in the simulation. The control strategy consists of an open-loop output voltage controller combined with a close-loop circulating current controller. The sinusoidal pulse width modulation strategy is used to generate the gating signals.
A. Simulation Results for
The steady-state converter waveforms for buck and boost modes of operation of the dc MMC are provided in Figs. 12 and  13 , respectively, where . In both figures, the SM capacitor voltages and arm currents of only the phase-are shown. The nominal conditions, design constraints, converter parameters, and analytical results are shown in Table I . By following the described design procedure, an of 2 is selected to ensure the convergence of the controller. An of 450 is chosen, which results in 19.6 A phase current ripple. is selected as 0.2 , which results in 3.8% (81.6 V) SM capacitor voltage ripple. An ac operating frequency of 360 Hz is chosen, leading to 0.5% semiconductor power losses.
Since , the dc components of and have the same magnitude as shown in Figs. 12(c) and 13(c) . The magnitudes of the SM capacitor voltage ripple in the upper and lower arms are the same, i.e., 74 V for buck mode of operation and 78 V for boost mode of operation. The peak to peak magnitude of the phase current ripple is equal to 18 A for both modes of operation. As confirmed by the waveforms of Figs. 12 and 13, the magnitudes of the SM capacitor voltages ripple and ac component of the phase current are below the design constraints for both modes of operation.
B. Simulation Results for
The corresponding simulation results for for buck and boost modes of operation are provided in Figs. 14 and 15, respectively. For both modes of operation, the converter Table II . An of 120 is chosen, which results in a phase ac current with a ripple of 19 A.
is selected as 0.11 , which leads to 3.9% (86 V) SM capacitor voltage ripple. An ac operating frequency of 360 Hz is used, resulting in 0.5% semiconductor power losses. Since the current sharing between the upper and lower arm pairs changes with the conversion ratio, when , the upper and lower arms unequally contribute to the dc current shown in Figs. 14(c) and 15(c) . This, consequently, leads to unequal magnitudes of the SM capacitor voltage ripple in the upper and lower arms, as shown in Figs. 14(e) and 15(e). To accommodate the change in the SM capacitor voltage ripple, the SM capacitor is sized larger than Case A. In this case, is sized based on the magnitude of the SM capacitor voltage ripple of the lower arm, which is larger than that of the upper arm.
The magnitude of the SM capacitor voltage ripple of the lower arm is 80 V in the buck mode operation and 83 V in the boost mode operation. As shown in Figs. 14(d) and 15(d) , the peak to peak magnitude of the phase current ripple is equal to 18 A for both modes of operation. As confirmed by the waveforms of Figs. 14 and 15, in both modes of operation, the magnitudes of the SM capacitor voltage ripple and ac component of the phase current are below their per-specified constraints. As shown in Figs. 12(c) and (f) to 15(c) and (f), in both cases, the power factor of each arm is near unity so that the arm ac current component is minimized for the given simulation conditions.
V. CONCLUSION
In this paper, a phasor-domain steady-state mathematical model for the dc MMC is developed. Based on the developed model, a systematic procedure for sizing the converter components is developed. Proper sizing of the components ensures the converter achieves high efficiency while satisfying a set of given design requirements. Simulation results are presented to demonstrate the accuracy of the proposed method.
